



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/790,509	03/01/2004	Manish K. Ahluwalia	200315654-1	1055
22879	7590	08/31/2006	EXAMINER	
HEWLETT PACKARD COMPANY P O BOX 272400, 3404 E. HARMONY ROAD INTELLECTUAL PROPERTY ADMINISTRATION FORT COLLINS, CO 80527-2400			LI, ZHUO H	
			ART UNIT	PAPER NUMBER
			2185	

DATE MAILED: 08/31/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/790,509	AHLUWALIA, MANISH K.	
	<b>Examiner</b>	<b>Art Unit</b>	
	Zhuo H. Li	2185	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 01 March 2004.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-23 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-23 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 01 March 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All   b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |                                                                                                                                               |                                                                                         |
|-----------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                                                                   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                                          | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>3/1/2004</u> . | 6) <input type="checkbox"/> Other: _____                                                |

## **DETAILED ACTION**

### ***Information Disclosure Statement***

1. The Information Disclosure Statement filed on March 1, 2004 has been considered.

### ***Specification***

2. The disclosure is objected to because of the following informalities:

The summary of the invention is missing in the specification.

Appropriate correction is required.

### ***Claim Objections***

3. Claim 8, 9, 13, 18-19 and 22-23 are objected to because of the following informalities:

In claim 8, lines 6-7, “dereference a virtual address space for a process associated with a removable, memory mappable device connected to the computer device” should be “dereference a virtual address space for a process associated with a removable[,] memory mappable device connected to the computer device”.

In claim 9, line 3, “an operating system the computing device” should be “an operating system of the computing device”.

In claim 13, line 8, “a removable, memory mappable device associate with the process” should be “a removable[,] memory mappable device associate with the process”.

In claim 18, line 3, “the virtual address space in not available for use” should be “the virtual address space [in] is not available for use”

Art Unit: 2185

In claim 19, lines 2-3, “dereferencing a memory address for a process associated with a removable, memory mappable device” should be “dereferencing a memory address for a process associated with a removable[,] memory mappable device”.

In claim 22, lines 2-3, “a removable, memory mappable device connected to a computing device”; should be “a removable[,] memory mappable device connected to a computing device”.

In claim 23, lines 3-4, “dereferencing a virtual address space for a process associated with a removable, memory address device” should be “dereferencing a virtual address space for a process associated with a removable[,] memory address device”.

Appropriate correction is required.

***Claim Rejections - 35 USC § 112***

4. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

5. Claims 15-18 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 15 recites the limitation "the physical address space" in lines 1-2. There is insufficient antecedent basis for this limitation in the claim.

Claim 17, recites the limitation "the physical address space" in lines 1-2. There is insufficient antecedent basis for this limitation in the claim.

Claims 16 and 18 are also rejected because of depending on claims 15 and 17, respectively, containing the same deficiency.

***Claim Rejections - 35 USC § 102***

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

7. Claims 1-9, 11-22 and 23 are rejected under 35 U.S.C. 102(e) as being anticipated by Browning et al. (US Pub. 2004/0,064,669 hereinafter Browning).

Regarding claim 1, Browning discloses a computer device (10, figure 1) comprising a processor (12, figure 1), a memory (16, figure 1) coupled to the processor via the system bus (22, figure 1) and Pp[0036], and program instructions, i.e., kernel, provided to the memory and executable by the processor to track a virtual address space for a process associated with a device connected to the computer device (Pp[0029]), release a physical address space associated with the virtual address space when the device has a connection removed from the computer device, and register that the virtual address space, previously available to the process, is no longer valid for process use before the process has released the virtual address space (Pp[0027], Pp[0061]-[0063], and figure 9).

Regarding claims 2-3, Browning discloses the device includes a device, which can be mapped to memory, and the virtual address space includes an input/output space (Pp[0054]).

Regarding claim 4, Brown discloses the program instructions are part of a memory management system which includes a virtual memory data structure associated with the process (Pp[0026], Pp[0038], and Pp[0043]-[0044]).

Regarding claim 5, Browning discloses the program instructions execute to register the virtual address space is no longer valid for process use in the virtual memory data structure associated with the process (Pp[0031]-[0034], Pp[0050], and Pp[0061]-[0063]).

Regarding claim 6, Browning discloses the program instructions execute to allocate the virtual address space when the process requests physical memory (Pp[0048]-[0049]).

Regarding claim 7, Browning discloses the program instructions execute to register that the virtual address space is available for use when the process releases the virtual address space (Pp[0032]-[0033], Pp[0041], and Pp[0059]-[0060]).

Regarding claim 8, Browning discloses a computing device (10, figure 1) comprising a processor (12, figure 1), a random access memory (16, figure 1) coupled to the processor via the system bus (22, figure 1), and program instructions, i.e., kernel, provide to the memory and executable by the processor, the program instructions are part of a memory management system (Pp[0037]-[0038] and Pp[0026]-[0029]) to deference a virtual address space for a process associated with a removable memory mappable device connected to the computer system, release a physical address space associated with the virtual address space when the device associated with the process is logically disconnected (Pp[0027], Pp[0061]-[0063], and figure 9), and register in a virtual memory data structure of the memory management system that the virtual address space is no longer available to the process when the process has not yet released the virtual address space (Pp[0062]-[0063]).

Regarding claim 9, Browning discloses the program instructions, i.e., kernel, execute to unmap the virtual address space in a manner which do not violate semantics for an operating system of the computing device (Pp[0062] and Pp[0041]-[0047]).

Regarding claims 11-12, Browning discloses the program instructions execute to allow the process to unmap the virtual address space subsequent to the release of the physical address space and to indicate an operation as failed if the process attempts to perform the operation subsequent to registering that the virtual address space is no longer valid for process use (Pp[0044]-[0048]).

Regarding claim 13, Browning discloses a computer device (10, figure 1) comprising a processor (12, figure 1), a memory (16, figure 1) coupled to the processor via a system bus (22, figure 1), the memory including program instructions for maintaining a virtual memory data structure as part of a memory management system, i.e., descriptors, (Pp[0037]-[0038] and Pp[0041]-[0044]), and means for unmapping a virtual address space, i.e., set invalid, for a process in a manner which does not violate semantics for an operating system of the computing device when a removable memory mappable device associated with the process is logically disconnected ((Pp[0027], Pp[0061]-[0063], and figure 9).

Regarding claim 14, Browning discloses the program instructions execute to dereference the virtual address space for the process (Pp[0027], Pp[0061]-[0063], and figure 9).

Regarding claim 15, Brown discloses the means for unmapping the physical address space includes program instructions which execute to maintain a representation of an object associated with the process in the virtual memory data structure of the process (Pp[0034], Pp[0037]-[0038] and Pp[0043] -[0044]).

Regarding claim 16, Browning discloses the means for unmapping the physical address space includes program instructions which execute to remove a mapping of the object to physical memory (Pp[0059]-[0063] and figure 9).

Regarding claims 17-18, Browning discloses the means for unmapping the physical address space includes program instructions which execute to register in the virtual memory data structure of the process that the virtual address space associated with the process is not available for use (Pp[0044]-[0048]), and the program instructions execute to set a bit in the pregon of the virtual memory data structure to indicate that the virtual address space is not available for use (figure 3B and Pp[0044]-[0048]).

Regarding claim 19, Browning discloses a method for memory management on a computer device (10, figure 1) comprising dereferencing a memory address for a process, i.e., memory removal process, associated with a removable memory mappable device (figure 9), mapping a representation, i.e., descriptor, of an object associated with he process in a virtual memory data structure associated with the process (Pp[0038], Pp[0043]-[0044]), removing the object from physical memory when the device is logically disconnected from the computing device (Pp[0061]), and providing an indication in the virtual memory data structure that a virtual address space is no longer available for use by the process without removing the representation of the object from the virtual memory data structure (Pp[0029]-[0034], Pp[0047] and Pp[0061]-[0063]).

Regarding claims 20-21, the limitations of the claims are rejected as the same reasons set forth in claims 11-12.

Regarding claim 22, Browning discloses a method for memory management comprising tracking a virtual address space for a process associated with a removable, memory mappable device connected to a computer device (10, figure 1) and (Pp[0029]), releasing a physical address space when the device has a logical connection removed from the computing device, and upon releasing the physical address space before the process has released the virtual address space (Pp[0027], Pp[0061]-[0063], and figure 9), registering that the virtual address space is not available, i.e., invalid, to the process in a manner which does not violate semantics of an operating system (Pp[0062]-[0063]).

Regarding claim 23, the limitations of the claim are rejected as the same reasons set forth in claims 19 and 22.

### ***Claim Rejections - 35 USC § 103***

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

9. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Browning et al. (US Pub. 2004/0,064,669 hereinafter Browning).

Regarding claim 10, Browning discloses the computer system (10, figure 1) for invalidating specified pre-translations of virtual to physical addresses by kernel, i.e., operating system, to perform executing in the computer device and memory operation. Browning differs

Art Unit: 2185

from the claimed invention in not specifically teaches the operating system is selected from the group of a Unix operating system and a Linux operating system. However, it is old and notoriously well known in the art that kernel is a core of an operating system, a portion of the system that manages memory, files, and peripheral devices, maintains the time and data, launches applications, and allocates system resources, as defined by Microsoft Computer dictionary Fifth edition, furthermore, kernel is defined as an operating system of the essential part of Unix or other operating systems, such as Linux operating system in On-line Computing Dictionary (<http://www.instantweb.com/foldoc/foldoc.cgi?query=kernel&action=Search>). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the operating system in the computer system of Browning is selected from the group of a Unix operating system and a Linux operating system, because it improves and enhances the flexibility in the computer system.

### ***Conclusion***

10. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Arimilli et al. (US PAT. 6,920,521) discloses method and system of managing virtualized physical memory in a data processing system, comprising a move engine and operating system transparently reconfigure physical memory to accomplish addition, subtraction, or replacement of a memory module (col. 2 line 26 through col. 3 line 35).

Arimilli et al. (US PAT. 6,907,494) discloses method and system of managing virtualized physical memory in a memory controller and processor system (abstract).


Art Unit: 2185

Belsan et al. (US PAT. 5,193,184) discloses deleted data file space release system for a dynamically mapped virtual data storage subsystem (abstract).


11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Zhuo H. Li whose telephone number is 571-272-4183. The examiner can normally be reached on Tues - Fri 9:00am - 6:30pm and alternate Monday..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sanjiv Shah can be reached on 571-272-4098. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

12. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

  
SANJIV SHAH  
PRIMARY EXAMINER

Zhuo H. Li

  
Patent Examiner  
August 25, 2006